

5           **IN THE CLAIMS**

Claims 1-35 are pending in the application and are listed as follows:

1.       (Original) A method of calculating parity segments comprising:  
providing a parity calculation module configured to calculate one or  
10 more parity segments, the parity calculation module being embodied as an  
application-specific integrated circuit (ASIC);  
with the ASIC:  
receiving one or more data segments that are to be used to  
calculate one or more parity segments;  
15 receiving one or more parity coefficients that are to be used to  
calculate the one or more parity segments, wherein:  
the one or more parity coefficients are chosen from a  
plurality of coefficient subsets; and  
each said coefficient subset is classified based on a  
20 respective parity operation into one of a plurality of groups;  
operating on the one or more data segments and the one or more  
parity coefficients to provide an intermediate computation result;  
writing the intermediate computation result to one or more local  
buffers on the ASIC; and  
25 using the intermediate computation result from the one or more  
local buffers to calculate one or more parity segments.

5           2.   (Original) The method of claim 1, wherein the ASIC has multiple  
local memory components to hold data that is used in the calculation of the  
parity segments.

          3.   (Original) The method of claim 1, wherein said act of operating is  
10 performed by one or more finite mathematical operator components.

          4.   (Original) The method of claim 1 further comprising maintaining  
multiple parity coefficients in one or more local memory components on the  
ASIC thereby reducing external memory access operations.

15

          5.   (Original) The method of claim 4, wherein said receiving one or  
more parity coefficients comprises receiving the coefficients from the one or  
more local memory components and into one or more finite mathematical  
operator components that are configured to provide the intermediate  
20 computation result.

          6.   (Original) The method of claim 1 further comprising providing  
feedback from the one or more local buffers to one or more mathematical  
operator components that are configured to perform said operating.

25

          7.   (Original) The method of claim 6 further comprising:  
                receiving one or more additional data segments that are to be  
used to calculate one or more parity segments;  
                receiving one or more additional parity coefficients that are to be  
30 used to calculate the one or more parity segments;

5            receiving the intermediate computation result from the one or  
more local buffers;

          operating on the one or more additional data segments, the one or  
more additional parity coefficients, and the intermediate computation  
result to provide a result; and

10           writing the result to one or more local buffers on the ASIC.

8.    (Original) The method of claim 7, wherein said result that is  
provided by said operating on the one or more additional data segments, the  
one or more additional parity coefficients, and the intermediate computation  
15    result comprises an additional intermediate computation result.

9.    (Original) The method of claim 7, wherein said result that is  
provided by said operating on the one or more additional data segments, the  
one or more additional parity coefficients, and the intermediate computation  
20    result comprises one or more parity segments.

10.   (Original) The method of claim 7, wherein said one or more  
local buffers comprise SRAMs.

25    11.   (Original) The method of claim 7, wherein said one or more  
local buffers comprise SRAMs, and said acts of claim 7 are performed within  
one clock cycle of a system clock.

5           12. (Original) The method of claim 1, wherein said one or more local buffers comprise SRAMs.

          13. (Original) A method of calculating parity segments comprising:  
          providing a parity calculation module configured to calculate one or  
10   more parity segments, the parity calculation module being embodied as an application-specific integrated circuit (ASIC);

          with the ASIC:

          receiving one or more data segments that are to be used to calculate one or more parity segments;

15           receiving one or more parity coefficients that are to be used to calculate the one or more parity segments;

          operating on the one or more data segments and the one or more parity coefficients to provide an intermediate computation result;

          writing the intermediate computation result to one or more local  
20   buffers on the ASIC;

          using the intermediate computation result from the one or more local buffers to calculate one or more parity segments; and

          providing feedback from the one or more local buffers to one or more mathematical operator components that are configured to perform  
25   said operating, wherein said feedback on a first pass through the one or more mathematical operator components does not affect computations performed by the one or more mathematical operator components.

5           14. (Original) The method of claim 13, wherein said feedback on the first pass is zeroed out.

          15. (Original) A method of calculating parity segments comprising:  
          providing a parity calculation module configured to calculate one or  
10   more parity segments;

          with the parity calculation module:

          receiving one or more data segments that are to be used to  
          calculate one or more parity segments;

          receiving one or more parity coefficients that are to be used to  
15   calculate the one or more parity segments;

          operating on the one or more data segments and the one or more  
          parity coefficients to provide an intermediate computation result;

          writing the intermediate computation result to one or more local  
          buffers; and

20           within one clock cycle of an associated clock, receiving (a) the  
          intermediate computation result from the one or more local buffers, (b)  
          one or more additional data segments and (c) one or more additional  
          parity coefficients, and operating on them to provide a result that is  
          stored in the one or more local buffers.

25

          16. (Original) The method of claim 15, wherein the parity  
          calculation module comprises an application specific integrated circuit (ASIC).

5           17. (Original) The method of claim 15, wherein the one or more  
local buffers comprise SRAMs.

          18. (Original) The method of claim 15, wherein the parity  
calculation module comprises an application specific integrated circuit (ASIC),  
10   and the one or more local buffers comprise SRAMs on the ASIC.

          19. (Original) The method of claim 15, wherein the parity  
calculation module comprises one or more local memory components  
configured to locally hold data that is used in the calculation of the parity  
15   segments.

          20. (Original) A parity segment calculation module comprising:  
an application specific integrated circuit (ASIC) having at least:  
          one or more result buffers for holding intermediate computation  
20   results;  
          one or more mathematical operator components configured to  
receive data segments and coefficients associated with the data segments  
and operate on them to provide intermediate computation results that  
can be written to the one or more result buffers, wherein the coefficients  
25   are chosen from a plurality of coefficient subsets, each said coefficient  
subset is classified based on a respective parity operation; and  
          one or more feedback lines, individual lines being coupled  
between an associated result buffer and an associated mathematical  
operator component, to provide an intermediate computation result to  
30   the math operator for use in calculating parity segments.

5

21. (Original) The parity segment calculation module of claim 20,  
wherein the one or more result buffers comprise at least one SRAM.

22. (Original) The parity segment calculation module of claim 20,  
10 wherein the one or more result buffers comprise multiple SRAMs.

23. (Original) The parity segment calculation module of claim 20,  
wherein the one or more result buffers comprise two SRAMs.

15 24. (Original) A method of calculating parity segments comprising:  
providing a parity calculation module configured to calculate one or  
more parity segments;

with the parity module:

20 receiving one or more data segments that are to be used to  
calculate one or more parity segments;

receiving one or more parity coefficients that are to be used to  
calculate the one or more parity segments, wherein:

the one or more parity coefficients are chosen from a  
plurality of coefficient subsets; and

25 each said coefficient subset is classified based on a  
respective parity operation into one of a plurality of groups;

operating on the one or more data segments and the one or more  
parity coefficients to provide an intermediate computation result;

30 writing the intermediate computation result to one or more local  
buffers; and

5                    using the intermediate computation result from the one or more  
local buffers to calculate one or more parity segments.

25.    (Original) The method of claim 24, wherein the parity module  
has multiple local memory components to hold data that is used in the  
10 calculation of the parity segments.

26.    (Original) The method of claim 24, wherein said act of  
operating is performed by one or more finite mathematical operator  
components.

15

27.    (Original) The method of claim 24 further comprising  
maintaining multiple parity coefficients in one or more local memory  
components on the parity module thereby reducing external memory access  
operations.

20

28.    (Original) The method of claim 27, wherein said receiving one  
or more parity coefficients comprises receiving the coefficients from the one or  
more local memory components and into one or more finite mathematical  
operator components that are configured to provide the intermediate  
25 computation result.

29.    (Original) The method of claim 24 further comprising providing  
feedback from the one or more local buffers to one or more mathematical  
operator components that are configured to perform said operating.

30



5           30.   (Original) The method of claim 29 further comprising:  
              receiving one or more additional data segments that are to be  
              used to calculate one or more parity segments;  
              receiving one or more additional parity coefficients that are to be  
              used to calculate the one or more parity segments;  
10           receiving the intermediate computation result from the one or  
              more local buffers;  
              operating on the one or more additional data segments, the one or  
              more additional parity coefficients, and the intermediate computation  
              result to provide a result; and  
15           writing the result to one or more local buffers on the parity  
              module.

              31.   (Original) The method of claim 30, wherein said result that is  
              provided by said operating on the one or more additional data segments, the  
20           one or more additional parity coefficients, and the intermediate computation  
              result comprises an additional intermediate computation result.

              32.   (Original) The method of claim 30, wherein said result that is  
              provided by said operating on the one or more additional data segments, the  
25           one or more additional parity coefficients, and the intermediate computation  
              result comprises one or more parity segments.

              33.   (Original) The method of claim 30, wherein said one or more  
              local buffers comprise SRAMs.

30

5           34.    (Original) The method of claim 30, wherein said one or more  
local buffers comprise SRAMs, and said acts of claim 30 are performed within  
one clock cycle of a system clock.

          35.    (Original) The method of claim 24, wherein said one or more  
10 local buffers comprise SRAMs.